Vertel uw vrienden over dit artikel:
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling Ayan Mandal 2014 edition
Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling
Ayan Mandal
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
160 pages, 85 black & white illustrations, 10 colour illustrations, 21 black & white tables, biograp
| Media | Boeken Hardcover Book (Boek met harde rug en kaft) |
| Vrijgegeven | 14 november 2013 |
| ISBN13 | 9781461494041 |
| Uitgevers | Springer-Verlag New York Inc. |
| Pagina's | 143 |
| Afmetingen | 155 × 235 × 15 mm · 340 g |
| Taal en grammatica | Engels |