Katarzyna Radecka
Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing Katarzyna Radecka Softcover reprint of the original 1st ed. 2003 edition

Name: Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing
Price: 97.99 EUR
Availability: OutOfStock
Author: Katarzyna Radecka

Prijs

€ 97,99

Besteld in een afgelegen magazijn

Verwachte levering 5 - 15 jun.

Onze klanten zeggen:

Top-vurdering på Google Reviews, baseret på tusinder af anmeldelser.

14 dagen retourrecht in overeenstemming met de Europese consumentenbeschermingswetgeving

Topnotering op Trustpilot

Voeg toe aan uw iMusic-verlanglijst

Ook verkrijgbaar als:

Hardcover Book

2003 edition

(2003) € 97,99

Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing

Katarzyna Radecka

Softcover reprint of the original 1st ed. 2003 edition

Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

216 pages, biography

Media	Boeken Paperback Book (Boek met zachte kaft en gelijmde rug)
Vrijgegeven	7 december 2010
ISBN13	9781441954022
Uitgevers	Springer-Verlag New York Inc.
Pagina's	216
Afmetingen	155 × 235 × 12 mm · 331 g
Taal en grammatica	Engels