Vertel uw vrienden over dit artikel:
Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design Sathish Vimalraj Antony Jayasekar
Prijs
€ 42,99
Besteld in een afgelegen magazijn
Verwachte levering 26 nov. - 4 dec.
Kerstcadeautjes kunnen tot en met 31 januari worden ingewisseld
Ontvang meldingen over nieuwe releases van Sathish Vimalraj Antony Jayasekar
Onze klanten zeggen:
Voeg toe aan uw iMusic-verlanglijst
Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design
Sathish Vimalraj Antony Jayasekar
The need for low power design is motivated by several factors, such as the emergence of portable systems, thermal considerations, reliability issues, and, most importantly, environmental concerns. Lots of power is wasted in an electronic device when the system is idle. This book introduces a new method of achieving low power by reducing the dependency of the clock signal in the design. It mainly focuses on obtaining low power by implementing asynchronous logic.
| Media | Boeken Paperback Book (Boek met zachte kaft en gelijmde rug) |
| Vrijgegeven | 10 oktober 2011 |
| ISBN13 | 9783846518441 |
| Uitgevers | LAP LAMBERT Academic Publishing |
| Pagina's | 92 |
| Afmetingen | 150 × 6 × 226 mm · 155 g |
| Taal en grammatica | Duits |