Vertel uw vrienden over dit artikel:
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 1990 edition
Debashis Bhattacharya
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 1990 edition
Debashis Bhattacharya
To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel.
160 pages, biography
Media | Boeken Hardcover Book (Boek met harde rug en kaft) |
Vrijgegeven | 31 december 1989 |
ISBN13 | 9780792390589 |
Uitgevers | Springer |
Pagina's | 160 |
Afmetingen | 155 × 235 × 11 mm · 426 g |
Taal en grammatica | Engels |
Alles tonen
Meer door Debashis Bhattacharya
Bekijk alles van Debashis Bhattacharya ( bijv. DVD , Hardcover Book , Paperback Book en CD )