Vertel uw vrienden over dit artikel:
Digital Design with Verilog® Hdl: (Formerly Titled "Hardware Modeling with Verilog Hdl") (Design Automation Series) Elizer Sternheim 1990 edition
Digital Design with Verilog® Hdl: (Formerly Titled "Hardware Modeling with Verilog Hdl") (Design Automation Series)
Elizer Sternheim
Verilog HDL is the standard hardware description language for the design of digital systems and VLSI devices. This volume shows designers how to describe pieces of hardware functionally in Verilog using a top-down design approach, which is illustrated with a number of large design examples. The work is organized to present material in a progressive manner, beginning with an introduction to Verilog HDL and ending with a complete example of the modelling and testing of a large subsystem.
| Media | Boeken Paperback Book (Boek met zachte kaft en gelijmde rug) |
| Vrijgegeven | 5 december 1991 |
| ISBN13 | 9780962748806 |
| Uitgevers | Springer |
| Pagina's | 217 |
| Afmetingen | 170 × 244 × 12 mm · 376 g |
| Taal en grammatica | Engels |
Bekijk alles van Elizer Sternheim ( bijv. Paperback Book )
Kerstcadeautjes kunnen tot en met 31 januari worden ingewisseld